logo

Layering, Understanding, Controlling and Integrating Ferroelectric Polar Textures on Silicon

Sector: Chemical (Industrial) • Location: Germany

Source: EU Funding & Tenders Portal

Project
Ongoing

Ferroelectric materials have been known, and their fascinating properties exploited for more than 100 years. Still, in recent years, exotic polar textures resembling those found in magnetic materials have been unraveled in nanoscale ferroelectric perovskite oxides, such as flux closure domains, curling polarization, vortices, and the groundbreaking discoveries of polar skyrmions and merons in 2019

Project Information FAQ

Project Information

3 Q
The project “Layering, Understanding, Controlling and Integrating Ferroelectric Polar Textures on Silicon” is an infrastructure initiative in the Chemical (Industrial) sector, located in Germany. Taiyo aggregates data on it from EU Funding & Tenders Portal.

Want to explore the full details? View the full report

Participants

Sponsoring Agency

Obfuscated Data

Company

Obfuscated Data

Status

Original status

ongoing

Taiyo status

Obfuscated Data

Taiyo last update

00-00-0000

Available timestamps

00-00-0000

Available timestamp type

Obfuscated Data

Contact

Contact name

Obfuscated Data

Phone

0000000000

Email

ObfuscatedData@email.com

Address

Obfuscated Data, Obfuscated data, obfuscated data, Obfuscated data

Description

Description

Ferroelectric materials have been known, and their fascinating properties exploited for more than 100 years. Still, in recent years, exotic polar textures resembling those found in magnetic materials have been unraveled in nanoscale ferroelectric perovskite oxides, such as flux closure domains, curling polarization, vortices, and the groundbreaking discoveries of polar skyrmions and merons in 2019/2020. Polar textures hold huge promise for novel robust topological electronic devices such as ultra-compact (> Tbit/in2) memories. However, so far, nanoscale polar domains have only been studied on special oxide substrates (e.g. SrTiO3), which precludes practical applications. I propose to take a revolutionary approach to the field of topological polar textures by bringing them to the realm of the Si platform. Not only is this necessary to implement energy-efficient nanodevices, but Si material and advanced CMOS semiconductor technologies offer multiple unexplored ways to engineer mechanical and electrical boundary conditions in ultrathin films and nanostructures of transition metal oxides. With LUCIOLE, I will push the limits in the exploration and future harnessing of emergent states in ferroics with the following objectives: - Create monolithically-integrated topological polar textures on silicon by molecular beam epitaxy and atomic layer deposition of epitaxial and glass-composite nanoscale ferroelectrics using strain, confinement and frustration engineering. - Understand the polar textures created on silicon by combining advanced state-of-the-art correlative microscopies and spectroscopies at the nanoscale, including operando time-resolved methods. - Integrate ferroelectrics at the nanoscale at the front-end- and back-end-of-line of Si chips in sub-500 nm two- and three-terminal devices with tunable stress and study their manipulation under electric field by statistically screening their properties at the wafer scale to unveil potentially rich behavioral patterns.

Original sub-sector

Obfuscated

Original Currency

USD

Original budget

000000000000000

Procurement method

Obfuscated Data

Budget

000000000000000

Location

Region

Obfuscated

Country

Obfuscated

State

Obfuscated Data

County

Obfuscated

Location

Obfuscated Data, Obfuscated data, obfuscated data, Obfuscated data

Source

Source reliability

High

Data quality score

100%

Source

Obfuscated Data

URL

obfuscated_data,obfuscateddata.com

More Details

Project Type

Obfuscated Data

Article Published Date

Obfuscated Data